Abstract-This work proposes a generic path to improve Alternate Test strategies. It demonstrates that multi-condition test increases the amount of information present in the test data and consequently decreases the prediction error of the trained models. The ambition of this paper is to be a methodological contribution to the field of AMS-RF test, and formal guidelines are provided that justify the interest of the approach. For the sake of validation, the proposed methodology has been applied to several alternate test strategies for analog, mixed signal, and RF circuits. Promising results are found for the following case studies: an analog filter, a I:ll. AID converter, and an RF LNA.
INTRODUCTION
Nowadays, commercial trends of IC industry have forced the integration of complex SoCs consisting of tightly integrated analog, mixed-signal, RF and digital circuitry onto a single IC substrate. This high integration level provides a significant reduction in production cost, but there is a simultaneous increase in the cost of testing and diagnosing these devices.
Usually, the main test difficulties are due to the test of non digital parts. Analog, mixed-signal and RF testing are usually based on functional characterization, while fault-model-based tests, very successful in the digital test domain, are difficult to standardize in the non-digital field since each circuit type demands its own custom fault model.
Alternate test has been proposed as a promising solution to mitigate most non-digital test drawbacks [1] . These strategies take advantage of advanced statistical tools to find correlations between a number of observables (signatures), and the diverse DUT specifications. The main interest resides in the fact that these signatures can be much cheaper to generate than the specification measurements.
Unfortunately for the industry, no clear path for a systematic (and automatic) test approach is being devised. Knowledge and experience are still needed to propose the best input space to feed these statistical tools. Thus, finding an appropriate set of signatures to extract meaningful models is usually a matter of creativity based on a precise knowledge of the DUT. In this line, the work in [2] explores the use of a simple multi-VDD technique to improve the accuracy of RF alternate test at almost no extra engineering cost. This paper extends this multi-VDD technique to a generalized multi-condition strategy. This multi-condition strategy takes advantage of the variation of the DUT performance under multiple operating conditions to add extra layers of information to the input space of observables. The feasibility of the proposed technique is demonstrated in the analog, mixed-signal, and RF test domains by its direct application to three different test strategies for analog filters, �� ND converters, and RF LNAs, previously published by the authors [3] - [5] .
This paper is organized as follows. Section II describes the theoretical basis of our proposal. Then Section III presents case studies in the analog, mixed signal, and RF domains. Section IV discusses some relevant experimental results to validate the proposal. Finally, Section V summarizes the main contributions of this work.
II. THEORETICAL BASIS: ALTERNATE TEST UNDER MULTIPLE OPERATING CONDITIONS
Testing a circuit under multiple conditions is not new. Even during its design stage a circuit is simulated under different power supplies, VDD, to assure its functionality in the technol ogy process corners. The use of Multi-VDD and VDD ramping have been also explored as a reliable way of detecting defects in analog and RF circuits [6] , and supply voltage modulation has been used to achieve better testing of opamps [7] . This proposal demonstrates that performing classical alternate test strategies under multiple operating conditions such as different power supplies, different working frequencies, etc, has the potential to significantly improve the accuracy of alternate test results at a low added cost.
Let us consider the set of performance specifications, p = [Pl, P 2, ... , PkJ , of a certain DUT, and let 8 = [Sl,S2,,,,,S m J be a set of signatures corresponding to the same DUT, where p , and 8 belong to the space of possible specification sets, p k , and to the space of possible signature sets, 8m, defined by process variations, respectively. Alternate test strategies use statistical processing to find a mapping function I defined as I : 8m ----+ p k that verifies:
for each 8 E 8m and p E p k . Let us assume as hypothesis that such a function I exists, and let us now consider the measurement of the set of observables 8 under a different operating condition X. In a first order approximation, the variation will affect each signature in 8 as,
where S i � corresponds to signature S i measured under op erating condition X + tl.X, and X is the nominal operating condition. Equation (2) can be expanded as, I that verifies (1), and nonzero performance sensitivity to condition variations). Obviously, the mathematical existence of I � does not guarantee the convergence of a particular machine learning algorithm to a better solution. In practice, increasing the input space dimension of machine learning algorithms is not exempt of side-effects related to the well known curse of dimensionality. In this sense, only the signa tures that provide significant additional information should be considered. Fortunately, many algorithms contemplate some form of dimensionality reduction techniques to help selecting the most relevant features.
III. CASE STUDIES
The previous discussion is completely general, and can thus be applied to any particular alternate test approach. Indeed, it has the potential to improve many already published alternate test strategies. In order to demonstrate the feasibility of this approach, we have applied it to three alternate test schemes in the analog, mixed-signal, and RF domains. This section describes briefly the altemate test schemes, selected devices under test, and the application of the proposed methodology for each particular case. Oscillation based test relies in forcing oscillators either in a circuit or in a full system. The OUT is reconfigured by any means into an oscillator, and the resulting oscillation is characterized. Predictive OBT techniques build statistical models to relate characteristics of the oscillation, such as frequency, amplitude, harmonic components, etc, to performance figures of the original OUT [3] , [8] .
In this particular case study, we propose to use the oscilla tion frequency and the magnitudes of the first five harmonic components as signatures. Such set of signatures can be efficiently computed on-chip in the digital domain, and can be related to performance parameters of the OUT such as its frequency response and linearity figures. The set of signatures are processed using an Ensemble Learning model implemented using the ENTOOL Matlab toolbox [9] to extract functional information about the OUT.
2) Device under test: The selected OUT is a switched capacitor biquad in a fully-differential lowpass configuration. Fig. 1 shows the schematic of the OUT. A non-linear feedback loop has been added to force the oscillation during the test mode. This feedback loop comprises a simple comparator followed by a single-bit O/A converter. The complete system has been designed in a 3. 3V-O. 35jlm CMOS technology for a 1 MHz clock frequency at nominal operation conditions.
3) Application of the multi-condition strategy: In this par ticular case study, the predictive OBT strategy previously described is employed to estimate the THO of the filter. Thus, initially we have a 6-dimension input space (oscillation frequency and the magnitudes of the first five harmonic components) to map onto the unidimensional output space formed by the THO.
Following the analysis above, the information contained in the input space may be improved by repeating the same test at different operating conditions. A trade-off arises in the choice of this variation. On the one hand, the variation of the operating condition has to be high enough to maximize the change in the selected OUT specification, but on the other hand it has to be sufficiently low for not killing the OUT functionality. In this particular case we propose to repeat the test at a 75 % power supply, and at a ten times higher clock frequency. In this way, the dimension of the input space increases to 18.
Electrical Monte-Carlo simulations of the full schematic are used to generate the data and 4 different regression scenarios will be studied:
• the nominal input space is considered.
• the six signatures obtained for supply stress are added to the nominal ones.
• the six signatures obtained for the frequency stress are added to the nominal ones.
• the 18 previous signatures are considered.
B. Mixed-signal domain: Digital test of a 2-1 cascaded L:� modulator 1) Description of the alternate test strategy: In order to validate the approach in a much different circuit, we have re used past work on digital tests for L:� converters [4] . These digital tests provide simple signatures that can be used to feed a regression model. The digital tests that are applied to the modulator have been detailed elsewhere [4] , but let us briefly recall the fundamentals. The basic idea is to re use the feedback DAC (or add an extra I-bit DAC) to send a digital test sequence to the modulator under test. Furthermore, the modulator can be reconfigured in smaller parts such that all the integrators can be tested. The digital sequence and the Dff configuration are chosen such that the non-ideality under consideration manifests itself as a deviation in the DC component of the output bit stream. In this way, the signature can be generated with a simple counter or take advantage of the modulator decimation filter [4] .
Several test signatures have been proposed but for the sake of simplicity, we only consider two of them here:
On one hand, an integrator leakage signature is obtained using a periodic sequence with mean value different from zero, and then its opposite (in order to get rid of possible offsets). More concretely the period is [1 1 1 1 1 -1] and the mean value 2/3.
On the other hand, an integrator settling error signature is obtained with a sequence of zero mean value [1 1 -1 1 -1 -1] such that the clock period is doubled for a 1 input and remains nominal for a -1 input. Conversely, a second acquisition is performed inverting the clock dependence in order to get rid of possible offsets. For this particular test, in addition to the DC component of the output bitstream, we have to acquire the number of occurrences of the combination of a -1 input sample and a 1 feedback sample (conversely a I input sample and a -1 feedback sample for the second acquisition). This only requires an additional counter and a couple of logic gates.
2) Device under test:
The circuit under test is the switched capacitor third order 2-1 cascaded modulator presented in [4] and depicted in Fig. 2 . Simple Design-for-Testability (Dff) modifications in the control of switches allow performing several digital tests. 3) Application of the multi-condition strategy: With the proposed Dff modifications it is actually possible to obtain the leakage and settling test signatures independently on each of the three amplifiers. Initially, we thus have a 6-dimension input space that we want to map onto the unidimensional output space formed by the SNDR.
As explained above, this input space may not contain sufficient information to obtain a good regression accuracy. As a generic way to bring more information into the regression machine, we can repeat the same tests at different supply voltages and also at different operating frequencies.
What we propose here is to repeat the six tests at 80% of the power supply. Additionally, we will also repeat the settling tests at 120% of the nominal frequency (we do not repeat the leakage tests in this case because we do not expect any change). In this way, the dimension of the input space grows to 18.
A number of 4 regression scenarios will be studied:
• the six digital signatures obtained for supply stress are added to the nominal ones.
• the three digital signatures obtained for the frequency stress are added to the nominal ones.
• the 15 previous signatures are considered.
A model is trained using Ensemble Learning for each one of these scenarios, to map the digital signatures onto the SNDR of the modulators.
Ideally, we should thus perform an electrical Monte-Carlo simulation of a L:� modulator for the proposed digital tests as well as for the functional test. Unfortunately, such sim ulations are not feasible on our hardware because even a single simulation to measure the SNDR of an instance already takes days to complete. To circumvent this issue we instead perform a Monte-Carlo simulation of the amplifiers present in the modulator and extract their main parameters (namely, gain, output range, linearity, bandwidth, and slew-rate), at r-------l v,;; ----- Fig. 3 . Schematic of the LNA under test two power supply voltages (the nominal voltage 3. 3V and a reduced voltage of 2.7V). The extracted parameters are then used in a high-level model similar to those proposed in [lO] . In this way, we do not have the exact details of the electrical simulation, but the correlation between the results at different power supplies is not artificial. It corresponds to real process variations. Notice that the frequency stress is applied at behavioral level directly and does not require a different Monte-Carlo simulation of the amplifiers.
----------------------------
C. RF domain: Alternate test of a IRA through digital enve lope signatures 1) Description of the alternate test strategy: Envelope based tests of RF blocks are based on the analysis of the low-frequency envelope of an RF signal to extract information about the original RF signal. In this particular case study we propose the analysis of a LNA response to a two-tone test stimulus. The envelope of the two-tone response signal is a low-frequency periodic function that contains information about the high frequency response of the LNA [5 ] .
We propose the use of the area under a period of the response envelope curve as a simple test signature. Addition ally, a second signature is added to compensate the variation of the envelope detector performance by bypassing the test stimulus to the detector and extracting the area under the output response. These signatures can be easily computed in the digital domain [5] . Again, ensemble learning model are used to map the obtained signatures to the OUT specifications.
2) Device under test: Our test vehicle is a LNA design that complies with the IEEE 802.15.4 standard. Fig. 3 shows the schematic of the LNA under test. The complete system has been designed in a 1. 2V-90nm CMOS technology. A simple envelope detector has been included to extract the envelope of the response signals during test mode.
3) Application of the multi-condition strategy: In this par ticular case we initially have a 2-dimension input space that we want to map onto the 3-dimension output space defined by the Gain, Noise Figure, and IdB-Compression Point of the LNA under test. As it was previously discussed, repeating the test under different operating conditions is a generic way to complement the information contained in the input space.
In this application example we propose to repeat the test at 90% and llO% of the power supply, so the dimension Measured THD (in dB) Fig. 4 . Scatterplot of the regression results over the independent test set of the input space increases to 6. Two different regression scenarios will be studied: The nominal input space, and the complete input space adding the signatures obtained under stressed supplies. The data is generated by electrical Monte Carlo simulations of the extracted layout including parasitics.
IV. RESULTS AND DISCUSSION

A. Analog domain: Predictive OBT of a switched-capacitor filter
A set of 200 instances of the SC filter under test were obtained by electrical Monte Carlo simulation. Out of the 200 instances 15 0 were used to train the ensemble model, while 50 randomly chosen instances were taken apart as test set to verify the accuracy of the prediction. Model training was performed firstly under nominal conditions, and repeated in the different stressed scenarios as explained in the previous section. Fig. 4 shows the scatterplots of the estimated THO versus the measured THO obtained for the test set when training the models with the original test signatures (circles), and for the complete set of test signatures, with both supply and frequency stress (triangles). It is clear to see the improvement in the estimation. In order to quantify this improvement we use the following Figure of Merit (FOM) for model based test, previously proposed in [5] ,
where Ns is the number of tested circuits, Y p red , i is the performance of circuit i predicted by the model, and Yactual , i is the real performance of circuit i. The hat symbol stands for the mean value as usual. This FOM relates the model prediction error to the variability of the output space (i.e. the specification). It is a way to measure the information brought by the model beyond the Monte Carlo variation range. Table  I shows the obtained FOM in the four considered regression scenarios. The FOM improves a significant 116% from the nominal case to the model trained with the nominal and stressed signatures. According to the obtained results it can be conclude that frequency stress is a very good way to improve the accuracy of this Predictive OBT strategy. Power supply stress also brings an improvement, but at a lower extent. From a diagnosis point of view, it can be inferred that in terms of linearity the filter under test is much more limited dynamically (signal settling) than statically (DC gain, output range).
B. Mixed-signal domain: Digital test of a 2-1 cascaded �. 6 . modulator
A total number of 300 modulator instances have been sim ulated, 50 of which are set apart to form the test set. Beyond the digital tests, we also perform a traditional functional test using an input sine-wave with an amplitude of 65% of the full scale, which corresponds to the maximum amplitude before the quantizer begins to overload (i.e. the maximum SNDR is reached). The SNDR of the modulator is calculated from the FFT of the output bit-stream. In order to obtain an accurate result, the FFT is performed over 512 points of the baseband (which for and Over-Sampling Ratio of 64 requires to simulate the modulator over 32768 samples). This measurement is repeated 10 times varying the phase of the intput sine-wave and the initial state of the integrators. The average of these spectra lead to a measurement accuracy of O'SNDR = 0. 1205 dB. Fig. 5 shows the scatter plots of the estimated SNDR versus the measured SNDR obtained for the original test signatures (circles) and for the complete test set (triangles), with both supply and frequency stress. Despite the fact that the original digital tests already provide a decent fit, the estimation improvement is quite clear.
The evolution of the FOM is registered in Table I . It reaches 8.4 for the first scenario. Adding the supply stress it increases to 9.1. The original signatures plus the three signatures from the frequency stress reach a very good 17.1. And finally, the combination of frequency and supply stress only provides slight further improvement up to 17.3. It can be seen that the estimation error is very close to the measurement error which represent a fundamental limit.
We can thus conclude that in this particular case, frequency stress is a very good way to improve the accuracy of this fully digital alternate test. On the contrary, power supply stress does bring some information but in a much less significant extent. From a diagnosis viewpoint, we can legitimately assume that the modulator is much more limited dynamically than statically. Fig. 3, respectively) are connected together in all the simulations. Fig. 7 shows the scatter plots of the estimated versus measured Gain, NF, and IdB compression point obtained for the test set when training the models with the original test signatures (circles), and for the complete set of test signatures with supply stress (triangles). Again, the prediction models are clearly improved when multi-condition operation is considered. The model FOM, registered in Table I , increases a 66% for Gain estimations, a 20% for NF estimations, and a 34% for IdB compression point estimations.
V. CONCLUSIONS
Alternate test is undoubtedly an interesting path to mitigate the ever increasing cost of testing embedded analog, mixed signal and RF blocks. In this paper, we have presented a simple technique, based on varying the operating conditions of the DUT, to improve the quality of alternate test techniques. It has the potential to improve many existing test strategies at a very low cost. As practical examples of application, the proposed methodology has been successfully applied to analog, mixed signal and RF test schemes achieving a significant improve ment of the mapping models for the considered specifications.
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